SIFO: Secure Computational Infrastructure Using FPGA Overlays
نویسندگان
چکیده
منابع مشابه
Secure FPGA Design by Filling Unused Spaces
Nowadays there are different kinds of attacks on Field Programmable Gate Array (FPGA). As FPGAs are used in many different applications, its security becomes an important concern, especially in Internet of Things (IoT) applications. Hardware Trojan Horse (HTH) insertion is one of the major security threats that can be implemented in unused space of the FPGA. This unused space is unavoidable to ...
متن کاملEnabling Effective FPGA Debug using Overlays: Opportunities and Challenges
FPGAs are going mainstream. Major companies that were not traditionally FPGA-focused are now seeking ways to exploit the benefits of reconfigurable technology and provide it to their customers. In order to do so, a debug ecosystem that provides for effective visibility into a working design and quick debug turn-around times is essential. Overlays have the opportunity to play a key role in this ...
متن کاملSecure transparent mobility secure mobility infrastructure using mobile ip
Mobility has become an integral part of modern computing. It increases user flexibility by releasing the potential of fixed data. Reliance on a static computing platform is not sufficient for the future needs of nomadic users. Portable e-mail devices have become popular in recent years due to their simplicity and functionality. These devices give the average user transparent access to their e-m...
متن کاملOut-of-Order Dataflow Scheduling for FPGA Overlays
We exploit floating-point DSPs in the Arria10 FPGA and multi-pumping feature of the M20K RAMs to build a dataflow-driven soft processor fabric for large graph workloads. In this paper, we introduce the idea of out-of-order node scheduling across a large number of local nodes (thousands) per processor by combining an efficient node tagging scheme along with leading-one detector circuits. We use ...
متن کاملSynthesis of Secure FPGA Implementations
This paper describes the synthesis of Dynamic Differential Logic to increase the resistance of FPGA implementations against Differential Power Analysis. The synthesis procedure is developed and a detailed description is given of how EDA tools should be used appropriately to implement a secure digital design flow. Compared with an existing technique to implement Dynamic Differential Logic on FPG...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2019
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2019/1439763